![What Is a Markup Language? [+ 7 Examples]](https://static.semrush.com/blog/uploads/media/82/c8/82c85ebca40c95d539cf4b766c9b98f8/markup-language-sm.png)
Micron Reports Record Q3 Revenue Growth
Micron Technology (NASDAQ:MU) reported Q3 2025 earnings on June 25, 2025, with $9.3 billion in revenue, 39% gross margin (non-GAAP), and adjusted EPS of $1.91, all exceeding guidance. Record-setting data center revenues, aggressive HBM memory scaling, and a $200 billion domestic investment plan featured prominently; management forecasts Q4 revenue (non-GAAP) at $10.7 billion with a 42% gross margin midpoint, underpinned by ongoing AI-driven demand.Data center revenue more than doubled year over year, driven by a nearly 50% sequential jump in HBM (high bandwidth memory -- critical for AI/accelerator platforms) revenue. Revenue from HBM is running at over a $6 billion annualized rate, and Micron became the #2 global data center SSD brand by market share during calendar Q1 2025, providing evidence of cross-platform execution. HBM’s die-trade ratio -- reflecting DRAM wafer demand per final product -- will surpass 3 for HBM4, increasing overall DRAM bit supply tightness industry-wide.Continue reading
Micron Technology (NASDAQ:MU) reported Q3 2025 earnings on June 25, 2025, with $9.3 billion in revenue, 39% gross margin (non-GAAP), and adjusted EPS of $1.91, all exceeding guidance.
Record-setting data center revenues, aggressive HBM memory scaling, and a $200 billion domestic investment plan featured prominently; management forecasts Q4 revenue (non-GAAP) at $10.7 billion with a 42% gross margin midpoint, underpinned by ongoing AI-driven demand.
Data center revenue more than doubled year over year, driven by a nearly 50% sequential jump in HBM (high bandwidth memory -- critical for AI/accelerator platforms) revenue. Revenue from HBM is running at over a $6 billion annualized rate, and Micron became the #2 global data center SSD brand by market share during calendar Q1 2025, providing evidence of cross-platform execution. HBM’s die-trade ratio -- reflecting DRAM wafer demand per final product -- will surpass 3 for HBM4, increasing overall DRAM bit supply tightness industry-wide.
